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Abstract
This paper presents an approach to design of a neural architec-
ture for both associative (content-addressed) and address-based mem-
ories. Several interesting properties of the memory module are math-
ematically analyzed in detail. When used as an associative memory,
the proposed neural memory module supports recall from partial in-
put patterns, (sequential) multiple recalls and fault tolerance. When
used as an address-based memory, the memory module can provide
working space for dynamic representations for symbol processing and
shared message-passing among neural network modules within an in-
tegrated neural network system. It also provides for real-time update
of memory contents by one-shot learning without interference with
other stored patterns.
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1 Introduction
Articial neural networks, due to their inherent parallelism and potential
for fault tolerance, oer an attractive computational model for a variety of
applications in pattern classication, language processing, complex systems
modelling, control, optimization, prediction and automated reasoning.
It is generally agreed that articial neural networks have demonstrated
success in low-level perceptual tasks (e.g., signal processing, pattern recogni-
tion) [Meyerowitz, 1991; McKenna, 1994; Haykin, 1994; Kung, 1993]. How-
ever, despite their generality (as computational models) and despite the po-
tential advantages of using them as components in general{purpose articial
intelligence systems [Honavar, 1994; Honavar and Uhr, 1994; 1995; Sun, 1994;
Levine and Apariciov, 1994; Goonatilake and Khebbal, 1995], detailed de-
sign and performance tradeos in integrated systems of this sort are yet to be
fully understood and working prototypes of such systems are only beginning
to be developed. Towards this end, a careful analysis of neural memories
with emphasis on problems and prospects of integrating them into larger
systems that combine the advantages of both traditional symbol processing
and neural network approaches to articial intelligence is needed.
This paper explores a particular class of neural memories built from
threshold logic units (perceptrons or McCulloch-Pitts neurons) from a ge-
ometrical/mathematical perspective. This analysis provides a better under-
standing of several interesting properties of such memories including: fault-
tolerance, auto as well as hetero-associative recall from partially specied
patterns, (sequential) recall of multiple patterns with dierent degrees of
match with a stored pattern, incremental learning; and address-based stor-
age and recall (mimicking the behavior of memories used in conventional
digital computers. The mathematical analysis also suggests ecient hard-
ware realizations of such memories. The rest of the paper is organized as
follows:
 Section 1 reviews address-based memory, content-addressable memory,
and key properties of multi-layer perceptrons which form the basis of
the neural memory proposed in this paper.
 Section 2 develops the theoretical foundations of the proposed model
through an investigation of the the spatial distribution and linear sep-
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arability of vertices in a binary hypercube from a geometrical perspec-
tive.
 Section 3 explores several interesting properties of the proposed mem-
ory modules including: recall from partially specied input patterns,
(sequential) multiple recalls, and fault tolerance.
 Section 4 concludes with a summary of the paper.
1.1 Information Retrieval and Binary Mapping
In general, most classication and information retrieval problems using dis-
crete input/output values can be viewed in terms of a binary randommapping
f
I
, where f
I
is rigidly dened from a set U of k binary input vectors u
1
,...,u
k
of dimension n to a set V of k binary output vectors v
1
,...,v
k
of dimension m
such that
f
I
: U ! V
f
I
(u
i
) = v
i
Note that f
I
is a partial function.
1.2 Content-addressed Memory (Associative Mem-
ory)
The term associative memory (AM) or content-addressed memory refers to a
memory system where recall of a stored pattern is accomplished by providing
a noisy or partially specied input pattern. Examples of such memory mod-
els include Hopeld networks [Hopeld, 1982], correlation matrix memories
[Kohonen, 1972], bidirectional associative memories [Kosko, 1988], among
others [Amari, 1977; Nakano, 1972]. A precise denition of associative bi-
nary/bipolar memories follows:
Let D
H
(u; v) denote the Hamming distance between binary (bipolar) vec-
tors u and v. Hamming distance is the number of bits that dier between
two binary (bipolar) vectors. Suppose we are given a set U of k binary input
vectors u
1
,...,u
k
of dimension n and a set V of k desired binary output vectors
v
1
,...,v
k
of dimension m. Then the task is to design an associative memory
module that can store each of the input-output pattern pairs.
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In many applications, it is useful to be able to control the degree of mis-
match that is tolerated during information retrieval. This is accomplished by
introducing the concept of precision control in associative memory as follows:
Dene U
n
i
(p
i
) = fuju 2 B
n
& D
H
(u; u
i
)  p
i
g, 1  i  k, i.e., U
n
i
(p
i
) is the
set of n-dimensional binary vectors which have Hamming distance less than
or equal to p
i
away from the given n-dimensional binary vector u
i
, where
B
n
is the universe of n-dimensional binary vectors, and p
i
is called allowable
precision level and is an adjustable integer parameter (see Section 2.3 for
details).
Information retrieval in a binary associative memory can be specied in
terms of a binary associative mapping f
A
as follows:
f
A
: U
n
! V
f
A
(x) = v
i
; if x 2 U
n
i
(p
i
), 1  i  k
where U
n
= [
k
i=1
U
n
i
(p
i
) = U
n
1
(p
1
) [ U
n
2
(p
2
) : : : [ U
n
k
(p
n
) and conventionally
U
n
i
(p
i
) \ U
n
j
(p
j
) = ; for i 6= j, 1  i; j  k. For example, if such a memory
is used to store and recall uppercase English characters, U = V and u
i
= v
i
,
1  i  26. Suppose the allowable precision levels (i.e., each of the p
i
s)
are set equal to (Hamming distance) 4. Then in Figure 3, both the top two
noisy input patterns would result in the recall of the stored memory pattern
T. Multiple recalls are possible in the proposed neural memory when 9i 6= j
such that U
n
i
(p
i
) \ U
n
j
(p
j
) 6= ; in which case f
A
is a one-to-many mapping.
Most conventional associative memory models seldom tackle the problem of
multiple recalls.
Note that f
I
 f
A
if functions f
I
(the binary random mapping f
I
dened
in section 1.1) and f
A
are viewed as sets of input-output ordered pairs of the
functions f
I
and f
A
respectively. That is,
f
I
 f(x; f
I
(x))jx 2 Ug
f
A
 f(x; f
A
(x))jx 2 U
n
g
The partial function f
A
may be extended to a full function
^
f
A
(information
retrieval) for binary associative memory as follows:
^
f
A
: B
n
! (V [ f<0
m
>g)
^
f
A
(x) =
(
f
A
(x) if x 2 U
n
<0
m
> if x 2 (B
n
  U
n
)
where <0
m
> is the m-dimensional binary vector of all zeros and denotes a
value which is undened.
Content-addressed memories can be divided into two categories: auto-
associative memories (used primarily for reconstructing a pattern from a
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noisy or partially specied pattern) and hetero-associative memories which
can be used to store associated pattern pairs so that when an input pattern
is provided, the associated pattern is retrieved. The types of pattern associ-
ations that can be stored depends on various factors such as: the choice
of neural network architecture, the choice of functions computed by the
neurons, and the algorithm used to set up the parameters (thresholds and
weights) associated with the neurons and connections. Thus, a linear asso-
ciative memory with n input neurons can store and recall perfectly at most
n pattern associations. Similar storage capacity results are known for several
content-addressed memory models such as the Hopeld network [Hopeld,
1982; McElice et al., 1987], bi-directional associative memories [Kosko, 1988],
correlation matrix memories [Kohonen, 1972], etc. The interested reader is
referred to [Kung, 1993; Haykin, 1994] for discussion of a variety of associa-
tive memorymodels. As already pointed out, many simple content-addressed
memory models studied in the literature are incapable of stable storage and
recall of associations between arbitrary pairs of patterns (except under very
restricted circumstances). In such models, whether a pattern can be associ-
ated with another critically depends on how the two patterns are coded as bit
vectors as well as on all the other pattern associations that have already been
stored in memory. The ability to reliably store and recall associations be-
tween arbitrary patterns is regarded by many to be a prerequisite for higher
level cognitive activity (e.g., logical inference) [Fodor and Pylyshyn, 1988].
The associative memory model examined in this paper is designed to store
and recall associations between arbitrary pairs of patterns.
1.3 Address-based Memory
Address-based memory is extensively used for storing both data as well as
programs in current computer systems. In cognitive models and articial in-
telligence programs based on the Von Neumann model of computation, i.e.,
models within the so{called symbolic paradigm [Newell 1980], address-based
memory often serves as the working memory (or scratch-pad) for storing in-
termediate results during the execution of a program. On the surface, storage
and recall of patterns using addresses appear to be very dierent in spirit
from the recall of patterns based on their content (as judged by its similar-
ity to a stored pattern). Indeed, many authors have suggested this to be a
primary dierence between neural networks (or connectionist models) and
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traditional articial intelligence systems. However, this perceived dierence
is rather supercial given the demonstrable Turing-equivalence of suciently
powerful neural network models [Honavar, 1994; Honavar and Uhr, 1995].
Therefore, it is rather straightforward to design neural memories capable
of address-based storage and recall of patterns as the following discussion
illustrates.
A mathematical model for information retrieval in address-based mem-
ory can be formulated in terms of a binary random mapping f
I
that was
dened in section 1.1 by extending the partial function f
I
to a full function
^
f
I
(information retrieval) for address-based memory as follows:
^
f
I
: B
n
! (V [ f<0
m
>g)
^
f
I
(x) =
(
f
I
(x) if x 2 U
<0
m
> if x 2 (B
n
  U)
^
f
I
maps from the set of n-bit binary addresses to the set of m-bit binary
values. The retrieved value (or content of a memory address) is undened if
no pattern has been stored at the corresponding address.
It is well known (in the literature on the design of memory systems for
digital computers) that this approach to address-based memory design is not
necessarily the most ecient for large address spaces. In this case, hierar-
chical memory organization using multiple levels of address decoding and
multiple memory modules of the type specied above is a more practical
alternative [Sloan, 1976].
1.4 Perceptrons
A 1-layer Perceptron has n input neurons, m output neurons and one layer
of connection weights. The output y
i
of output neuron i is given by y
i
=
f
h
(
P
n
j=1
w
ij
x
j
  
i
). w
ij
denotes the weight on the link from input neuron j
to output neuron i, 
i
is the threshold of output neuron i, x
j
is input value
at input neuron j, and f
h
is binary hardlimiter function.
f
h
(x) =
(
1 if x  0
0 otherwise
It is well known that such a 1-layer Perceptron can implement only linearly
separable functions from R
n
to f0; 1g
m
[Minsky, 1969]. We can see the con-
nection weight vector w
i
=< w
i1
; :::; w
in
>
T
as dening a linear hyperplane
H
i
which linearly separates all the n-dimensional vectors into two sets, where
6
[]
T
denotes the transpose of a vector or a matrix.
A 2-layer Perceptron has one layer of k hidden neurons (and hence two
layers of connection weights with each hidden neuron being connected to
every input neuron as well as every output neuron). In this paper, we use
2-layer Perceptron in which each hidden neuron uses binary hardlimiter func-
tion f
h
as activation function. The output of output neuron i is given by
y
i
= f(
P
k
l=1
w
il
z
l
); where z
l
is the output of hidden neuron l, f is binary
hardlimiter function f
h
in the model using binary output, and f is bipolar
hardlimiter function

f
h
in the model using bipolar output. (The thresholds
of all output neurons are set to 0). The bipolar hardlimiter function

f
h
is
dened as

f
h
(x) =
(
1 if x  0
 1 otherwise
2 Multi-layer Perceptron as A Binary Mem-
ory
This section describes the synthesis of a binary address-based memory or
a binary associative memory using a 2-layer network of simple perceptrons
described in section 1. The binary address-based memory has a storage ca-
pacity of N = 2
n
while the binary associative memory has a storage capacity
N = b2
n
=
P
p
i=0
C(n; i)c, where n is the number of input neurons and p is
the adjustable precision level (allowable noise level) measured in terms of
Hamming distance (as dened in section 1.2). A hidden neuron is used for
each stored memory pattern. The numbers of input and output neurons are
xed in these models. In the case of associative memory, this amounts to
xing the dimensionality of input and output patterns; while in the address
based memory, it is tantamount to xing the maximum size of the address
space and the dimensionality of the patterns stored in memory.
2.1 Geometry of Hamming-Distance Based Partition
of Binary Vectors
Theorem 1: Let u be a binary vector of dimension n, i.e., u =< u
1
; :::; u
n
>
T
where u
i
2 f0; 1g for 1  i  n. Let u =< u
1
; :::; u
n
>
T
be the com-
plement of the binary vector u. That is, u
i
+ u
i
= 1 for 1  i  n.
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Let u   u = u
ref
u
=< u
ref
u
1
; :::; u
ref
u
n
>
T
. Note that u
ref
u
i
2 f1; 1g for
1  i  n. Let us call u
ref
u
the reference vector. Let S
u
p
be the set of n-
dimensional binary vertices which are at a Hamming distance p away from
vertex u, 0  p  n. Then every binary vertex x 2 S
u
p
falls on a hyper-
plane H
u
p
which is perpendicular to the reference vector u
ref
u
. Furthermore,
if H
u
= fH
u
p
; 0  p  ng, the hyperplanes in H
u
are mutually parallel.
Proof:
Note that each n-dimensional binary vector u is a binary vertex of an
n-dimensional hypercube (gure 1 shows a 3-dimensional hypercube). Here-
after, we will use the terms binary vertex and binary vector interchangeably.
Let x be a binary vertex in S
u
p
, x  u = x
ref
u
=< x
ref
u
1
; :::; x
ref
u
n
>
T
and
l
u
x
be the length of the projection of x
ref
u
onto the reference vector u
ref
u
.
Note that x
ref
u
i
= 0 or 1 if u
ref
u
i
= 1, and x
ref
u
i
= 0 or  1 if u
ref
u
i
=  1 for
1  i  n. Note also that there are p components x
ref
u
i
of x
ref
u
such that
x
ref
u
i
= 0 and (n   p) components x
ref
u
j
of x
ref
u
such that x
ref
u
j
= 1 or   1,
where 1  i; j  n. Let k  k denote the length of a vector. Then
l
u
x
=
1
ku
ref
u
k
(u
ref
u
)
T
x
ref
u
(1)
=
1
ku
ref
u
k
n
X
i=1
u
ref
u
i
x
ref
u
i
(2)
=
1
ku
ref
u
k
(
n p
X
x
ref
u
j
=1or 1
u
ref
u
j
x
ref
u
j
+
p
X
x
ref
u
i
=0
u
ref
u
i
x
ref
u
i
) (3)
=
1
ku
ref
u
k
(n  p) (4)
=
1
p
n
(n  p) (5)
Thus, 8x 2 S
u
p
, the length of the projection of x
ref
u
onto the reference
vector u
ref
u
is (n   p)=
p
n. That is, all binary vertices in S
u
p
lie on the
same hyperplane H
u
p
which is perpendicular to the reference vector u
ref
u
and
located at a distance of (n   p)=
p
n from the vertex u, that is, a distance
p=
p
n to vertex u. Hence, every hyperplane H
u
p
2 H
u
, 0  p  n, is parallel
to every other hyperplane in H
u
. (Among them, u is on H
u
0
and u is on H
u
n
).
2
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101
111
000 001
010
110
100
011
1, 2,..., n>
vectors in S
vectors in S
vectors in S
1
2
n-1
.
.
.
.2
u = < u u u
u
uu -
u
u
u
u
x
x - u, x in S
T
Figure 1. 3-dimensional hypercube. Figure 2. Partitions of n-dimensional
binary vertices based on their Hamming
distance from a reference vector u  u
2.2 Hyperplane H
u
p
Can be Realized by a 1-layer Per-
ceptron
Consider the dening expression of a hyperplane H
u
p
, 1  p  n. Let x be a
binary vertex on hyperplane H
u
p
. From equations (1) and (5), we have:
l
u
x
=
1
ku
ref
u
k
(u
ref
u
)
T
x
ref
u
=
1
p
n
(u  u)
T
(x  u) =
1
p
n
(n  p)
Thus,
(u  u)
T
(x  u) = (n  p)
So the dening expression of the hyperplane H
u
p
is given by:
H
u
p
 (u  u)
T
(x  u) = (n  p) (6)
 (u  u)
T
x  (u  u)
T
u  (n  p) = 0; note u
T
u = 0 (7)
 (u  u)
T
x  (n  kuk
2
  p) = 0; note kuk
2
+ kuk
2
= n (8)
 (u  u)
T
x  (kuk
2
  p) = 0 (9)
9
 (u
1
  u
1
)x
1
+ :::+ (u
n
  u
n
)x
n
  (kuk
2
  p) = 0 (10)
 (2u
1
  1)x
1
+ :::+ (2u
n
  1)x
n
  (kuk
2
  p) = 0 (11)
 (
n
X
i=1
(2u
i
  1)x
i
)  (kuk
2
  p) = 0 (12)
So the hyperplane H
u
p
can be eciently implemented in a 1-layer Percep-
tron whose output neuron has a threshold of kuk
2
  p and the connection
weight on the link from input neuron i is given by 2u
i
  1 for 1  i  n,
where n is the number of input neurons. Note that kuk
2
equals the number
of 1's in binary vector u.
Since each binary vertex of dimension n on hyperplane H
u
p
is Hamming
distance p away from vertex u, there are N
p
= C(n; p) =
n!
(n p)!p!
such binary
vertices of dimension n on hyperplane H
u
p
, where 0  p  n. The separating
hyperplane H
u
p
partitions all the binary vertices of a binary n-hypercube into
two sets of which one contains N
1
=
P
p
i=0
N
i
=
P
p
i=0
C(n; i) binary vertices
being Hamming distance less than or equal to p away from vertex u and
the other contains N
2
=
P
n
i=p+1
N
i
=
P
n
i=p+1
C(n; i) binary vertices being
Hamming distance more than p away from vertex u. Let us call the former
partition the associative partition (denoted by 
u
p
) of u, the vertex u the center
of that associative partition, and p the radius of the associative partition.
Note that both H
u
p
and 
u
p
are dened by the given binary memory vector
u and its precision level p. When x 2 
u
p
is fed into the 1-layer Perceptron,
the output neuron that corresponds to the hyperplane H
u
p
is activated to
produce an output of 1.
In theory, an n-hypercube can be almost equally partitioned by N =
b2
n
=
P
p
i=0
C(n; i)c such associative partitions as 
u
p
with each associative
partition containing
P
p
i=0
C(n; i) n-dimensional binary vertices which all are
Hamming distance less than or equal to p away from their corresponding par-
tition center. The partition centers correspond to the given binary patterns
to be recognized.
When the separating hyperplaneH
u
p
(dened by expression 12) is realized
by a 1-layer perceptron, the value of 2u
i
  1 is either 1 or  1, x
i
is either
1 or 0, and (2u
i
  1)x
i
can therefore be 1, 0 or  1; and kuk
2
is integer.
Also note that the maximum activation of the 1-layer perceptron is p and
minimum value is  (n   p); since the separating hyperplane H
u
p
is dened
as (u   u)(x  u)
T
  (n   p) = 0, the maximum value of (u   u)(x  u)
T
is
n when x = u, and the minimum value of (u  u)(x  u)
T
is 0 when x = u.
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2.3 Recall with Adjustable Precision Using Associa-
tive Partitions
We say that an associative partition 

i
p
i
is not isolated from another associa-
tive partition 

j
p
j
(i 6= j) if 

i
p
i
\ 

j
p
j
6= ;. Thus, if two associative partitions
are not isolated from each other, they overlap and as a result, there is at
least one binary vector that is a member of both partitions. The separating
hyperplanes (or equivalently, associative partitions) can be implemented in
a 1-layer Perceptron with N output neurons to recognize N patterns with
precision level (allowable noise level) up to Hamming distance p
i
for memory
pattern i, 1  i  N , provided the the precision levels (p
i
s) are chosen to
ensure that each associative partition is isolated from every other. In order
to ensure that the associative partitions corresponding to two memory pat-
terns 
i
and 
j
are isolated from each other, D
H
(
i
; 
j
) has to be greater than
(p
i
+ p
j
) where p
i
and p
j
are the allowable precision levels. Otherwise, the
associative partitions of 
i
and 
j
would overlap with each other, and when
an input pattern x, where D
H
(x; 
i
)  p
i
and D
H
(x; 
j
)  p
j
, is fed into the
1-layer Perceptron, the output neurons for both the memory patterns 
i
and

j
will produce 1 as their outputs. In this case, the input pattern x cannot
be unambiguously classied as it falls in the region of overlap between the
associative partitions 

i
p
i
and 

j
p
j
.
2.4 Capacity for Recognition of Noisy Digitized Printed
Patterns
Suppose input patterns are 1010 arrays of binary pixels (see Figure 3).
Then 100 input neurons are required to implement such a 1-layer Percep-
tron. The number of possible input patterns is 2
100
 10
30
. An output
neuron is needed for each distinct pattern to be stored. Table 1 shows the
corresponding maximal storage capacity of the 1-layer Perceptrons designed
for a range of dierent allowable noise levels. Table 1 also suggests that a
1-layer Perceptron with n input neurons has very high storage capacity for
eciently recognizing digitized binary printed patterns and that the allow-
able precision (noise) levels of less than 30% are desirable for reliable storage
and recall.
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HD = 2 HD = 4
HD = 6 half pattern
memory pattern
noisy pattern noisy pattern
noisy pattern partial pattern
Figure 3. Examples of memory pattern, noisy patterns and
                partial pattern, where HD denotes Hamming distance
allowable noise maximal capacity
0% N = b2
100
=
P
1000
i=0
C(100; i)c  1:0 10
30
10% N = b2
100
=
P
1000:1
i=0
C(100; i)c  5:0 10
16
20% N = b2
100
=
P
1000:2
i=0
C(100; i)c  1:4  10
9
30% N = b2
100
=
P
1000:3
i=0
C(100; i)c  2:4  10
4
40% N = b2
100
=
P
1000:4
i=0
C(100; i)c  38
50% N = 2
Table 1 shows the corresponding maximal storage capacity of a 1-layer Per-
ceptron with 100 input neurons for recognizing digitized binary printed pat-
terns for a range of allowable noise levels.
2.5 Synthesis of Associative and Address-Based Mem-
ories Using a 2-layer Perceptron
Given a set U of k distinct binary input vectors u
1
,...,u
k
of dimension n,
where u
i
=< u
i1
; :::; u
in
>
T
and u
ig
2 f0; 1g for 1  i  k & 1  g  n; and
a set V of k desired binary output vectors v
1
,...,v
k
of dimension m, where
12
vi
=< v
i1
; :::; v
im
>
T
and v
ih
2 f0; 1g for 1  i  k & 1  h  m. Assume
the Hamming distance between any two binary vectors in U is at least 2p+1,
where p 2 N. This ensures that all associative partitions would be isolated
with the precision level being set at p.
We can now design a neural architecture for information retrieval using
address-based memory, denoted by function
^
f
I
, or associative memory, de-
noted by function
^
f
A
. For this purpose, a memory module of 2-layer percep-
tron (see gure 4) can be synthesized using the 1-layer perceptrons, dened
in section 2.2, as follows:
The memory module has n input, k hidden, and m output neurons. For
each associative ordered pair (u
i
; v
i
), where 1  i  k, we create a hidden
neuron i with threshold ku
i
k
2
 p
i
, where p
i
2 N and p
i
 p is the adjustable
precision level for that associative pair. The connection weight from input
neuron g to hidden neuron i is 2u
ig
  1 (= u
ig
  u
ig
) and that from hidden
neuron i to output neuron h is v
ih
. The threshold for each of the output neu-
rons is set to 0. The activation function at hidden node is binary hardlimiter
function f
h
, dened in Section 1.4, and that at output neuron can be binary
hardlimiter function f
h
or identity function I, i.e., I(x) = x, depending on
the particular hardware implementation employed.
x
y
x x
y
m1y
-
-
-
input layer
hidden layer
. . . . . .
. . .. . .
output layer
allowable noise level
i1 im
i1i1 inin
h
ig ig
ih
hidden neuron i
u u u u
uu
v
vv
threshold = ||u i ||
2
-  p i
1 ng
Figure 4 shows the setting of connection weights and hidden node threshold
in the proposed 2-layer perceptron for a binary memory pair (u
i
; v
i
) with
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adjustable precision level up to Hamming distance p
i
. For an address-based
memory, p
i
is set as 0.
Since all the associative partitions are isolated from each other, when
the memory module is presented with a binary input vector x 2 
u
i
p
i
, only
the hidden neuron i produces an output of 1 and the output values from all
other hidden neurons produce 0. So the value at output neuron j is v
ij
, and
hence the output binary vector will be < v
i1
; :::; v
im
>
T
= v
i
. Since for each
memory association pair a hidden neuron is created and its creation or dele-
tion is independent of other stored memory association pairs, this particular
design of associative memory lends itself to rapid incremental learning with
no interference with previously stored associations.
It is also worth pointing out that exactly the same network architecture
can be used to realize both associative as well as address-based memory. If p
i
is set as 0, j 
u
i
p
i
j = 1 and the memory module functions as an address-based
memory when 2
n
hidden neurons are used to resolve all possible addresses;
and if 1  p
i
 p, j 
u
i
p
i
j > 1 and it can be used as an adjustable-precision
content-addressable or associative memory. (j A j denotes the cardinality of a
set A). Address-based memory, extensively used in current computer system,
can serve as working space of dynamic representations for symbol processing
and shared message-passing space among neural network modules in an in-
tegrated neural network system. As working space for symbol manipulation,
neural memories have to allow run-time update without learning and do not
degrade when the number of stored memory patterns increases. Note that
the proposed neural address-based memory has these two properties.
2.6 Conversion Between Bipolar and Binary Memory
Modules
Much of the analysis in the previous subsections assumed binary input pat-
terns. It turns out that the use of bipolar instead of binary input patterns
simplies the implementation of the associative memory design described in
section 2.5 | especially when recall from partially specied input patterns
is desired (see section 3.1 and 3.2 for details). This subsection explores the
relationship between memorymodels using binary and bipolar input patterns
and the conversion between the two.
All notations here are same as those in previous sections, with one ex-
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ception: bipolar vector (vertex) is used in place of a binary vector (vertex).
A set U of k bipolar input vectors u
1
,...,u
k
of dimension n and a set V of k
desired binary/bipolar output vectors v
1
,...,v
k
of dimension m are given.
In this case u
i
2 f 1; 1g ; u
i
+ u
i
= 0 ; u
ref
u
i
2 f2; 2g ; x
ref
u
i
= 0 or 2 if
u
ref
u
i
= 2, and x
ref
u
i
= 0 or  2 if u
ref
u
i
=  2 ; there are p components x
ref
u
i
of x
ref
u
such that x
ref
u
i
= 0, and (n  p) components x
ref
u
j
of x
ref
u
such that
x
ref
u
j
= 2 or   2. Then
l
u
x
=
1
ku
ref
u
k
(u
ref
u
)
T
x
ref
u
(13)
=
1
ku
ref
u
k
n
X
i=1
u
ref
u
i
x
ref
u
i
(14)
=
1
ku
ref
u
k
(
n p
X
x
ref
u
j
=2or 2
u
ref
u
j
x
ref
u
j
+
p
X
x
ref
u
i
=0
u
ref
u
i
x
ref
u
i
) (15)
=
1
ku
ref
u
k
 4(n  p) (16)
=
1
2
p
n
 4(n   p) (17)
=
2
p
n
(n  p) (18)
From equations (13) and (18) we have:
l
u
x
=
1
ku
ref
u
k
(u
ref
u
)
T
x
ref
u
=
1
2
p
n
(u  u)
T
(x  u) =
2
p
n
(n  p)
Thus,
(u  u)
T
(x  u) = 4(n  p)
So the hyperplane H
u
p
is given by
H
u
p
 (u  u)
T
(x  u) = 4(n  p) (19)
 (u  u
T
)x  (u  u)
T
u  4(n  p) = 0 (20)
 (u  u)
T
x  (u
T
u  kuk
2
+ 4n  4p) = 0; note u
T
u =  n (21)
 (u  u)
T
x  ( n  n+ 4n   4p) = 0 (22)
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 (u  u)
T
x  (2n   4p) = 0 (23)
 (u
1
  u
1
)x
1
+ :::+ (u
n
  u
n
)x
n
  (2n   4p) = 0 (24)
 2u
1
x
1
+ :::+ 2u
n
x
n
  (2n  4p) = 0 (25)
 u
1
x
1
+ :::+ u
n
x
n
  (n  2p) = 0 (26)
 (
n
X
i=1
u
i
x
i
)  (n  2p) = 0 (27)
So the hyperplane H
u
p
can be eciently implemented in a 1-layer per-
ceptron whose output neuron has a threshold of n   2p and the connection
weight on the link from input neuron i is given by u
i
for 1  i  n, where n
is the number of input neurons.
Since input is bipolar, the connection weight in the 1-layer Perceptron
is either 1 or  1. The connection weight of 1 matches the corresponding
bit of an input pattern if it is on while a connection weight of  1 matches
the corresponding bit of an input pattern if it is o. A match contributes 1
unit to the activation of the corresponding hidden neuron while a mismatch
contributes  1 unit. Each hidden neuron sums up the contributions to its
activation from each of its input links, compares it with its threshold and
activates the corresponding output node if the degree of match for the entire
pattern exceeds or equals the threshold.
Note that the value passed from each connection is either 1 or  1 , com-
pared to the three values f1; 0; 1g in the binary model (see Section 2.2).
This property can further simplify the hardware implementation requirement
for a 1-layer perceptron using bipolar (as opposed to binary) input.
Based on this 1-layer perceptron and the method described in Section
2.5 for setting the weights of the second layer connections, the synthesis of
a memory module of 2-layer perceptron is rather straightforward given a set
of desired pattern associations. It is worth pointing out that the bipolar
associative neural memory model derived here by geometrical analysis turns
out to be exactly equivalent to the memory model proposed by Hao and
Vandewalle [1994]. Some notable dierences between the binary and bipolar
associative memory models developed above are:
 The binary model uses binary hardlimiter as the activation function
at both hidden and output neurons, so does the bipolar model if the
associated output is binary. If the associated output is bipolar, binary
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and bipolar hardlimiters (respectively) are used as activation functions
at hidden and output neurons.
 Threshold setting for a hidden neuron in the binary model equals the
number of on bits of the corresponding memory pattern minus the
desired precision level (measured in Hamming distance), which is not
independent of the corresponding memory pattern; whereas threshold
setting for a hidden neuron in the bipolar model equals the number
of input neurons minus twice the value of the desired precision level,
which is independent of all the memory patterns. This has a special
advantage when the associative memory is used to recall a pattern
based on a partially specied input (see section 3.1 for details).
3 Properties of the Proposed Neural Asso-
ciative Memory
The following three subsections explore several interesting properties of the
proposed neural associative memory including: recall from partially speci-
ed patterns, (sequential) multiple recalls, and fault tolerance. A set U of
k bipolar input vectors u
1
,...,u
k
of dimension n and a set V of k desired bi-
nary/bipolar output vectors v
1
,...,v
k
of dimension m are given. In the discus-
sion that follows, we will assume that m-dimensional null pattern (a vector
of 0s in the binary case or a vector of  1s in the bipolar case) is excluded
from V .
3.1 Associative Recall from a Partially Specied In-
put Pattern
This section examines the problem of recall from a partially specied bipolar
input pattern. The analysis that follows assumes that the unavailable com-
ponents of an input pattern vector have a default value of 0. Thus, a partial
input pattern is completed by lling in a 0 for each of the unavailable compo-
nents (the 0s as a whole also can serve as noise mask or lter). This makes
it possible to handle the problem of associative recall from partially specied
input pattern in a manner that is analogous to that of recall from completely
specied input pattern. The 1st-layer connections of the neural memory
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module perform similarity measurements on the available components of a
partial pattern, ignore the similarity measurements on the unavailable com-
ponents, and pass the similarity measurements to the corresponding hidden
neurons to decide whether to activate a corresponding hidden neuron.
Let _u be a partially specied n-dimensional bipolar pattern with the
values of some of the components being unknown. Dene
 bits( _u): a function which counts the number of components with known
values (+1 or -1) of partial pattern _u
 pad0( _u): a function which pads the unavailable bits of bipolar partial
pattern _u with 0's.
 u v: a binary predicate which tests whether \u is a partial pattern of
v", where \u is a partial pattern of v" means that the values of available
components of u are same as those of their corresponding components
in v.
For example, let _u =<?; 1; 1; 1; ?> be a 5-dimensional partial pattern
whose rst and fth components have unspecied values. Then bits( _u) = 3,
pad0( _u) =<0; 1; 1; 1; 0> and _u  <1; 1; 1; 1; 1> is true. (Note that this
denition of a partial pattern respects the positions of the components and
does not accommodate shifts or translation).
Let
_
D
H
( _u; _v) denotes the Hamming distance between two bipolar partial
patterns, with same corresponding unavailable components, _u and _v respec-
tively. If bits( _u) = j, pad0( _u) is a padded j-bit partial pattern derived from
partially specied pattern _u. Dene
_
U
j
P i
= f _u j bits( _u) = j & _u  u
i
g,
1  j  n & 1  i  k, i.e.,
_
U
j
P i
is the set of partial patterns, with j
available bits, of a bipolar pattern u
i
. Dene

U
j
P i
(p
i
) = fpad0(u) j 9 _u; _u 2
U
j
P i
&
_
D
H
(u; _u)  bj=nc  p
i
g, 1  j  n & 1  i  k, i.e.,

U
j
P i
(p
i
) is the
set of padded j-bit partial patterns which are at Hamming distance less than
or equal to bj=nc  p
i
to any one of the padded j-bit partial patterns of full
pattern u
i
.
Practical applications may place limits on the range of usable settings of p
i
(allowable noise level) (see section 2.4 for details). It may also be necessary to
limit recall of partial patterns to cases in which a a suciently large number
of bits in the pattern say j  c, have known values. For instance, when
dealing with patterns of 1010 pixels, we may set p
i
= 0:3  100 = 30 and
require that at least 40% of the pixels be available in the input pattern.
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To simplify matters in what follows, we use the same precision level p
for each stored pattern. That is, p
i
= p; 1  i  k. However, note that
particular applications may require the use of dierent values of p
i
under
dierent circumstances. For example, punctuation symbols and letters of
the alphabet may need dierent values of p
i
for successful recognition in
recognizing printed English characters.
Let

U
cn
Pi
(p) = [
n
j=c

U
j
P i
(p); and

U
cn
P
(p) = [
k
i=1

U
cn
Pi
(p). Let f
P
denote
the function of recall from padded bipolar partial pattern. Then f
P
is dened
as follows:
f
P
:

U
cn
P
(p)! V
f
P
(x) = v
i
; if x 2

U
cn
Pi
(p), 1  i  k
f
P
is a partial function and is extended to a full function
^
f
P
for recall
from padded bipolar partial pattern using associative memory as follows:
^
f
P
:

B
cn
! (V [ f< ( 1)
m
>g)
^
f
P
(x) =
(
f
P
(x) if x 2

U
cn
P
(p)
< ( 1)
m
> if x 2 (

B
cn
 

U
cn
P
(p))
where

B
cn
is the universe of n-dimensional vectors each of whose compo-
nents is 1, 0, or  1 and which have at least c non-zero components (corre-
sponding to the available bits) and (n  c) zeros for the unavailable bits (as
a result of padding).
It is easy to see that if the 1st-layer connection weights in the bipolar
neural memory module (described in section 2.6) were set up using only
a part of a memory pattern, the connection weights corresponding to the
available components of the partial pattern would be same as those that
would have been obtained if the complete pattern were used in establishing
the weights. Hence the associative neural memory module designed for recall
from a fully specied input pattern can be used for associative recall from
a partially specied input pattern by only adjusting the thresholds of the
hidden neurons as follows: Multiply the threshold of each hidden neuron by
the ratio of the number of available components of a partial input pattern
to that of a complete pattern. That is, reduce the threshold of each hidden
neuron i from (n  2p
i
) to (n   2p
i
)  n
a
=n, where n
a
 n is the number of
the available bits of a partial input pattern.
Note that p
i
is the precision level for memory pattern i in the problem
of recall from full pattern and (n   2p
i
)  n
a
=n = n
a
  2(p
i
 n
a
=n) is the
new threshold for recall from a partial pattern. The expression for the new
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threshold is similar to that for old threshold. In the new threshold n
a
equals
the number of available bits of a partial input pattern and p
i
 n
a
=n is the
new precision level. In the interest of eciency of a hardware realization, it
is desirable to use dp
i
 n
a
=ne, as the new precision level.
3.2 Multiple Associative Recalls
The memory retrieval process in the neural associative memory model de-
scribed in section 2 can be viewed as a two-stage process: identication and
recall. During identication of an input pattern, the 1st-layer connections
perform similarity measurements and suciently activate zero or more hid-
den neurons so that they produce outputs of 1. The actual choice of hidden
neurons to be turned on is a function of the 1st-layer weights, the input
pattern, and the threshold settings of the hidden neurons. During recall,
if only one hidden neuron is turned on, one of the stored memory patterns
will be recalled by that hidden neuron along with its associated 2nd-layer
connections. Without any additional control, if multiple hidden neurons are
enabled, the corresponding output pattern will be a superposition of the out-
put patterns associated with each of the activated hidden neurons. With the
addition of appropriate control circuitry, this behavior can be modied to
yield sequential recall of more than one stored pattern. This has a num-
ber of practical applications such as information retrieval from databases,
knowledge-based diagnosis systems, etc. (The interested reader is referred to
[Chen and Honavar, 1995b] for a detailed discussion of a neural architecture
for information retrieval from databases). This has the eect of searching
through memory for patterns that are suciently close to a given input pat-
tern and then recall them one after another.
Multiple recalls are possible if some of the associative partitions realized
in the memory module are not isolated (see section 2.3 for details). An input
pattern (a bipolar vertex) located in a region of overlap among several parti-
tions is close enough to the corresponding partition centers (stored memory
patterns) at the same time and hence can turn on more than one hidden
neuron. The following explores this phenomenon in more detail.
Dene
_
U
n
i
(p
i
) = fu j u 2
_
B
n
& D
H
(u; u
i
)  p
i
g, 1  i  k, where
_
B
n
is the universe of n-dimensional bipolar vectors; i.e.,
_
U
n
i
to be the set
of n-dimensional bipolar vectors which have Hamming distance less than or
equal to p
i
away from the given n-dimensional bipolar vector u
i
, where p
i
is
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a specied precision level. Let p
i
= p; 1  i  k.
Dene f
M
as follows:
f
M
:
_
U
n
(p)! (2
V
  ;)
f
M
(x) = fv
i
j x 2
_
U
n
i
(p); 1  i  kg
where
_
U
n
(p) =
_
U
n
1
(p) [
_
U
n
2
(p) : : : [
_
U
n
k
(p),
_
U
i
(p) \
_
U
j
(p) 6= ; for some i 6= j,
and 2
V
is the power set of V (i.e., the set of all subsets of V). The output
of f
M
is a set of binary vectors that correspond to the set of patterns that
should be recalled given the bipolar input vector x.
f
M
is a partial function and is extended to a full function
^
f
M
to describe
multiple recall in the associative ANN memory module as follows:
^
f
M
:
_
B
n
! (2
V
[ f< ( 1)
m
>g   ;)
^
f
M
(x) =
(
f
M
(x) if x 2
_
U
n
(p)
f< ( 1)
m
>g if x 2 (
_
B
n
 
_
U
n
(p))
Recall of multiple patterns is likely to be all the more useful when the
input pattern is only partially specied. The following extends the mathe-
matical model for multiple recall outlined above to deal with recall from a
partially specied bipolar input pattern.
Let f
MP
be a function dened as follows:
f
MP
:

U
cn
P
(p)! (2
V
  ;)
f
MP
(x) = fv
i
j x 2

U
cn
Pi
(p); 1  i  kg
where
_
U
h
P i
(p) \
_
U
h
Pj
(p) 6= ; for some h's and i 6= j's, c  h  n and
1  i; j  k.
f
MP
is a partial function and is extended to a full function
^
f
MP
for mul-
tiple recalls from padded bipolar partial patterns in associative memory as
follows:
^
f
MP
:

B
cn
! (2
V
[ f< ( 1)
m
>g   ;)
^
f
MP
(x) =
(
f
MP
(x) if x 2

U
cn
P
(p)
< ( 1)
m
> if x 2 (

B
cn
 

U
cn
P
(p))
Another interesting property of the proposed ANN memory module is
that it allows sorted multiple recall described as follows: If the input pattern
is held constant and the thresholds of all hidden neurons are decremented
at each time step, then gradually more and more hidden neurons will be
turned on. Decrementing the threshold of a hidden neuron results in an en-
largement of the corresponding associative partition in a geometrical sense,
and hence more and more partitions will overlap at the input vector (vertex)
from iteration to iteration. In the absence of any other control circuits, the
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recalled pattern will be a superposition of the outputs resulting from all of
the hidden neurons that are enabled at any time step. However, in many
applications, we need dierent patterns to be recalled individually. This can
be accomplished by adding a habituation mechanism that forces a hidden
neuron to turn itself o automatically after it has been on for one time step
unless a new input pattern is presented. This results in a serialized or se-
quential recall of patterns in increasing order of dissimilarity (as measured
by the Hamming distance) from the input pattern. Alternatively, one can
perform a set dierence operation on the hidden neuron outputs from every
pair of consecutive time steps before allowing the hidden neurons to inuence
the 2nd-layer connections and the output neurons. It is rather straightfor-
ward to realize such set-theoretic operations using neural networks [Chen
and Honavar, 1995a].
As already pointed out, the ability to perform multiple recalls is more
likely to be useful when dealing with partially specied input patterns (see
section 3.1 for details). Such information retrieval applications of practical
interest include: database lookup using keywords [Chen and Honavar, 1995b].
diagnosis of diseases or faults from a partially specied set of symptoms or
test results, and DNA sequence recognition from available DNA segments.
3.3 Fault Tolerance
This section discusses the performance of the neural memory module devel-
oped in sections 2 and 3 in the presence of two basic types of faults | neuron
fault and connection fault. In the discussion that follows, it is assumed that:
 When a connection fails and stops passing a value, it is assumed that
default value 0 is passed from that faulty connection.
 When an input or hidden neuron fails and stops functioning, it is as-
sumed that default value  1 is passed along each of its outgoing con-
nections.
 When an output neuron fails, it is assumed that default value  1 (or 0
in binary model) is produced by that output neuron.
First we note that a single fault in a 1st-layer connection has less delete-
rious eect on the performance of the memory than that caused by a noisy
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bit in an input pattern. This is because a faulty 1st-layer connection will
adversely aect only one of the similarity measurements between the input
pattern and the stored memory patterns whereas a noisy bit of an input
pattern aects all the similarity measurements.
For example, if u
i
=<1; 1; 1; 1; 1>
T
and u
j
=<1; 1; 1; 1; 1>
T
are two
of the memory patterns stored by hidden neurons i, j and their respective
connections in an auto-associative memory module. Note that D
H
(u
i
; u
j
) =
2. Let w
1
i
denote the weight vector of the 1st-layer connections connected
to hidden neuron i. Suppose the precision levels p
i
= p
j
= 1. Then w
1
i
=<
1; 1; 1; 1; 1>
T
, w
1
j
=<1; 1; 1; 1; 1>
T
, and the thresholds at hidden neurons
i and j are 
i
= 
j
= 3 in the neural memory module according to expression
(27) (see section 2.6). Suppose a noisy input pattern x =<1; 1; 1; 1; 1>
T
is
fed into the neural memory module. Then both hidden neurons i and j are
activated and as a result, the output is a superposition of memory patterns
u
i
and u
j
. Suppose the connection from hidden neuron i to the second input
neuron is faulty. Then the resulting w
1
i
=<1; 0; 1; 1; 1>
T
assuming w
1
j
is
unaected by the connection fault. When the noisy input pattern x is fed
into the neural memory module. The summation values at hidden neuron
i and j are  1 and 0 respectively. Only hidden neuron j is activated and
memory pattern u
j
is recalled.
Since each of the 2nd-layer connections emanating from a hidden unit
stores 1 bit of the corresponding stored memory pattern, a faulty 2nd-layer
connection corrupts at most 1 bit of the recalled memory pattern. Suppose
the connection from hidden neuron j to the third output neuron is faulty.
When only hidden neuron j is activated to recall memory pattern u
j
, a
default value 0 is passed from that faulty connection to the third output
neuron under the assumption of connection fault. The recalled output is
<1; 1; 1; 1; 1>
T
which equals u
j
. When only hidden neuron i is activated to
recall memory pattern u
i
with a connection fault from hidden neuron i to
the second output neuron, the recalled output is <1; 1; 1; 1; 1>
T
which is
one Hamming distance from memory pattern u
i
A fault in one of the input neurons has less of an adverse eect on the
performance of the memory than 1 bit of noise in the input pattern. However,
it is easy to see that an input neuron fault is more serious than a fault in a
single 1st-layer connection. This is because a fault in one of the input neuron
adversely aects each of the stored memory patterns. For example, suppose
u
i
, u
j
and x are as before. Let us consider following three cases:
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 case 1: one of the rst, third, or fth input neurons is faulty. When x
is fed into the neural memory module, the summation values at hidden
neurons i and j are both  1. No memory pattern is recalled.
 case 2: the second input neuron is faulty. Then the summation values
at hidden neuron i and j are  1 and 1 respectively. The hidden neuron
j is activated to recall memory pattern u
j
.
 case 3: the fourth input neuron is faulty. Then the summation values
at hidden neuron i and j are 1 and  1 respectively. The hidden neuron
i is activated to recall memory pattern u
i
.
If a hidden neuron is faulty, the memory pattern associated with that
hidden neuron can not be recalled. If an output neuron is faulty, the cor-
responding bit of all recalled memory pattern will have value  1. So the
recalled memory patterns having value 1 at that corresponding bit are cor-
rupted by one bit of noise.
4 Summary
This paper has discussed the analysis and synthesis of a neural memory for
both address-based as well as associative (content-based) storage and recall of
patterns. When used as content-addressed memory, the proposed ANNmem-
ory allows adjustable precision and sorted extraction of all stored memory
patterns, has high potential storage capacity, and exhibits several interesting
properties: recall from partial pattern, multiple recall and fault tolerance. It
also lends itself to incremental learning without interference with previously
memorized patterns. A detailed mathematical analysis of the properties of
the proposed neural memory architecture is presented. Address-based mem-
ory can serve as working space of dynamic representations for symbol pro-
cessing and shared message-passing space among neural network modules in
an integrated neural network system. It provides for reliable content modi-
cation in real time, a necessary feature for symbol processing applications.
The proposed memory model has already been used in the design of a fast
database query system [Chen and Honavar, 1995b] which (if implemented
in hardware) compares quite favorably with most conventional approaches
used for this application. Further mathematical analysis and investigation of
designs which extend the functionality of the neural memory modules so as
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to handle more complex symbol processing tasks such as parsing, structured
pattern matching, reasoning (e.g., spatial inference) are currently in progress.
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